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Abstract 
A gated current-controlled oscillator (GCCO) based topology i s  
used to implement a low-power multi-channel clock and data 
recovery (CDR) system in a O.18um digital CMOS technology. A 
systematic approach is presented to design a reliable and low- 
power system based on the required specifications. Behavioral 
simulations are also used to estimate the achievable bit error rate 
(BER), jitter tolerance (JTOL), and frequency offset tolerance 
(FTOL) of the proposed CDR. Using a single 1.8V supply voltage, 
the proposed 2OGbps 8-channel CDR consumes only 70.2mW or 
3.5 ImWiChannellGbps while occupies 0.045" silicon area. 
1. INTRODUCTION 
Increasing demand for higher bandwidth in serial link 
applications, especially for chip-to-chip interconnections 
and optical transceivers, makes the design of multi-channel 
serial data transceivers in a low-cost CMOS technology 
very desirable. The clock and data recovery (CDR) circuit, 
as a main building block in each serial data receiver, plays 
an important rule in feasibility of implementing a low-cost 
and low-power, muhi-channel transceiver. 
While phase-locked loop (PLL) based CDRs can operate at 
very high speeds and can lock exactly on the frequency of 
the received data. Their high power consumption, tight jitter 
performance, and large silicon area consumed by loop filter, 
make them less attractive for multi-channel applications [I 1- 
[ 3 ] .  On the other hand, dual-loop delay-locked loop (DLL) 
based or phase-interpolation (PI) based CDRs are widely 
used in multi-channel receivers 141. They show good jitter 
performance and medium power consumption. The other 
approach i s  gated oscillator based CDRs which are very 
attractive mainly due to their fast phase alignment and 
simple topology lead to few power consumption and silicon 
area [5][6]. Especially, their high jitter tolerance makes 
them very suitable for multi-channel short-haul applications. 
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Figure 1. Multi-channel GCCO-based CDR structure using 
shared-PLL 
Here, a systematic, shvctural approach is presented to 
demonstrate the capabilities of gated oscillator based CDRs 
for multi-channel, short distance applications. It i s  shown 
that the proposed gated CCO approach offers significant 
advantages in terms of power dissipation and jitter tolerance. 
The main goal of this work is designing a high performance 
multi-channel 2.5GbpsKh system with power consumption 
less than SmWIChannelIGbps, which is essential in 
implementation of high-density serial link applications where 
hundreds of links are placed on the same chip. Behavioral 
simulations and analyses have been performed to calculate 
the jitter and frequency tolerance in a GCCO (gated current 
controlled oscillator) based CDR. Meanwhile, minimum 
achievable power dissipation has been determined based on 
required jitter specifications of the ring oscillator. 
2. SYSTEM LEVEL DESIGN 
2.1. Multi-Channel GCCO Topology 
As shown in Figure 1, in a multi-channel GCCO, a shared- 
PLL generates a local high frequency cIock (foul) from a 
low-frequency crystal oscillator clock g,,) where four i s  
exactly equal to the baud rate of the received data. 
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Figure 2. Simplified topology of a gated oscillator based CDR 
To have a better matching between channels and PLL, 
current controlled oscillators (CCO) are used instead of 
voltage controlled oscillators (VCOs) in each channel.. A 
copy of control current (I,) produced by PLL is delivered to 
all matched oscillators in each channel (Z,-TL[~:N]). 
Providing well matched CCOs, the clock frequencies of all 
channels (Ck,,,[ l:N]) are identical tofoul. 
At each data edge, an edge detector circuit, based on a delay 
line and an XOR gate, generates a synchronization signal 
(EDET) for the GCCO [Figure 21. At an incoming data edge 
(Din), EDETgoes low for a duration defined by the delay line 
and freezes the output clock (CUcou,) to high via the first stage 
of the oscillator. At the rising edge of EDET, oscillator is 
released and goes back to free oscillation at the frequency 
determined by its controlling current and in phase with the 
received data. When the delayed data (DDin) is used for 
sampling instead of Din, the delay introduced by the delay 
line do not influence the precision of the sampling. 
Meanwhile, parasitic delays corning from the XOR gate or 
the delay mismatch between both inputs of the NAND gate 
in the oscillator are compensated by proper dummy gates 
(not shown in the figme). Also, to ensure correct phase 
alignment, total delay of signal in delay line path was set to 
somewhat larger than Td2. This makes sure that the edge 
detection signal (EDET) will propagate through the CCO and 
affect the timing of ring oscillator. 
2.2. Jitter Tolerance 
Jitter toIerance (JTOL) is a measure of capability of a CDR 
in tolerating the input jitter. JTOL is usually tested by 
adding a sinusoidal jitter at given frequency range to the 
data stream, which already includes channel jitter [7]. The 
maximum jitter amplitude, which is a function of jitter 
fiequency, at which the CDR still operates at a given BER, 
is called jitter tolerance. In this situation input frequency 
would be 
(1 1 
in which oindicates the instantaneous frequency, miis the 
sinusoidal jitter frequency, and 
W ( t )  = U,, + A m .  COS w j f  
la' t 
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Figure 3. (a) Simulated jitter tolerance of a GCCO compared 
to the standard requirements. Here, it is assumed that 
RJ=O.OlSUI,, (normal distribution) and DJ=0.35UiP, 
(uniform distribution), (b) calculated JTOL compared to the 
JTOL mask (filled area) in low jitter frequencies. 
Am = n.UIFF ' a j  (2) 
JTOL(s) = 0.5/[1- JTRAN(s)] (3) 
JTRAN(s) = i?-Tos'z (4) 
here, VIpp is the peak to peak jitter amplitude [8]. As a 
rough estimation to calculate the JTOL, 
in which JTRAN is the jitter transfer hnction of the CDR 
[9] .  in a GCCO, the STRAN could be approximated by 
where T, = 2 n / ~ ,  is the nominal data period. Figure 3(a) 
shows the calculated JTOL based on (3) and (4) compared 
to the behavioral simulation results in presence of channel 
random (RJ) and deterministic jitter (DJ). As can be seen, 
due to the high bandwidth of a GCCO CDR, it shows a very 
good JTOL performance. Also, one can calculate the JTOL 
based on variations in data period when a sinusoidal jitter 
has been applied to the input as 
(5) T = ~ X / ( W , ,  fAUJ) 
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Therefore, to have a correct sampling (ignoring other types 
of jitter) data edge must be within the time interval of: 
T, /2  < T < 3T0/2 ,  therefore regarding to (5 ) :  A W / W ~  < 1/3, 
or: 
Ur,, = W , / ( 3 X W j ) .  ( 6 )  
which is again much higher than the minimum required 
JTOL specification [Figure 3(b)]. 
2.3. Frequency Tolerance 
Unlike in conventional PLL based CDRs, a frequency 
difference can exist between the gated oscillator in the 
receiver of a channel and the incoming data stream. In 
practical applications, the data rate is specified within 
f 1 OOppm accuracy. The frequency tolerance (FTOL), 
defined as the maximum frequency difference at which the 
BER remains lower than a specified value (usually lo-'*). 
Ideally, when there is no jitter on data or clock, frequency 
error must be smaller than 
where fo is data frequency, fcR is oscillator frequency, and n 
indicates the number of consecutive identical digits (CID). 
Obviously, any jitter on the input data or recovered clock 
will degrade the FTOL. Figure 4 shows the achievable 
FTOL in presence of random jitter on received data and 
recovered clock. As can be seen, an increase in clock or data 
jitter will lead to a degradation of FTOL. 
The main source of jitter on recovered clock is accumulated 
jitter during free running of gated oscillator that increases 
with the time interval of free running as [lo] 
I& - f o j  < h / 2 n  (7) 
U,, =k-m (8) 
In which Ock indicates the rms (root mean square) jitter 
value on clock accumulated in the time interval of A T ,  and 
K is a proportionality factor which depends on topology and 
power consumption of delay stages and also process. Here, 
AT depends on the number of CIDs. The 8B10B encoding 
schemes used in short distance communications, reduces the 
CID to not more than 5 digits. Therefore, regarding to 
Figure 4 and using (X), to have a FTOL of about 9% to 
tolerate 5 identical bits, then K I 9 . 4 ~  IO-*. This criterion 
could be used to determine the bias condition and so the 
sizing of transistors in each delay cell. 
3. DESIGN OF GATED-OSCILLATOR CDR 
3.1. Phase Noise Requirement 
Frequency stability and timing jitter are the two most 
important specifications of the oscillator in a GCCO 
topology. Timing jitter of ring oscillators, or its frequency 
domain analogy phase noise, have been extensively studied 
in [lD][ll]. Equation (9) could be used to have a good 
estimation about jitter-power consumption trade-off in a 
gated ring oscillator, where the minimum achievable K is 
ri i J: 
Data and jiller #asp to find tolerable frequenq when log(BEF+.lZ 
1 0-' 
1 a4 
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Figure 4. Frequency tolerance of a GCCO CDR based on rms 
value of random jitter on clock and input data 
10' 1 o2 1 o3 
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Figure 5. Trade-off between phase-noise and power 
consumption in a ring oscillator IlO][lll 
(9) 
in which q indicates the relation between rise time and 
delay in each delay cell, P is the oscillator power 
dissipation, N is the number of delay stages in ring 
oscillator, RL is the load resistance, Is3 is the tail current of 
delay cell, Ydd is supply voltage, and vchr = vdar(drain- 
source overdrive voltage) for long channel devices and 
v,,, = E,L/Y for short-channel devices [ 1 I]. Shown in 
Figure 5,  this equation can help us to determine the 
minimum achievable power dissipation regarding to (8) and 
required FTOL value. In this design, bias current of 
transistors and so the device sizing has been chosen based 
on this graph. This figure also compares the estimated 
 value derived in [lo] and Il l] .  
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3.2. Delay Stages 
To have a good matching, all the delay cells in delay line 
and the ring oscillator are built with the identical current- 
mode logic (CML) two-input multiplexer (MUX) gates 
optimized for this application. The minimum acceptable 
bias current has been chosen based on (4) and Figure 5. As 
shown in Figure 6, a replica bias circuit has been used to 
control the voltage swing over process and supply voltage 
variations [9]. 
3.3. GCCO-Based CDR 
Based on the topology shown in Figure 1, an 8-channel CDR 
has been implemented in a 0.lSum digital CMOS 
technology. The proposed shared-PLL uses exactly the same 
oscillator applied in each channel. In addition, a high order 
loop filter has been used to suppress the ripples on 
controlling signal and thus have a very little jitter generation. 
Figure 7 shows the transistor level simulation result while 
each channel is derived with a random 2.5Gbps input data 
stream. Table I, summarizes the specifications of the 
proposed 2OGbps 8-channel CDR. Occupying 0.045mm2 
silicon area, the total power consumption is 70.2mW or 
3.5 lmW/Channel/Gbps which is well suited for modem 
multi-channel serial link applications. 
Technology__ 
Supply (V) 1.6 - 2.0 
Per channel bit rate (Gbps/Ch) 
Power consumption (mW @ 1 .SV) 
2.5 
Total bit rate (Cbps) 20 
PLL 10.8 
Total 70.2 
GCCO 7.2 
Figure 6. Delay cell and replica bias; MUX gates are used in 
ring oscillator as symmetrical NAND gates 
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Figure 7. Eye diagram of the recovered data and clock from a 
2’-1 PRES 2.5Gbps data stream after PLL has settled to its 
steady-state condition 
PLL settling time (usec) I 1.3 
Area of GCCO (m”) 0.045 (without U 0  drivers) 
4. CONCLUSION 
Design of a low-power gated oscillator based CDR for 
multi-channel applications, was presented. A structural 
systematic approach was introduced to measure the 
capabilities of a GCCO CDR for short-haul application, 
especially its jitter and frequency tolerance. Meanwhile, the 
minimum achievable power consumption of the GCCO was 
determined based on required jitter performance of the 
CDR. A 0.18um standard digital CMOS technology was 
used to design an 8-channel CDR with a total power 
consumption (including overhead circuitry) of only 70.2mW 
(3.5 1 mWiChanneliGbps) while achieving a totally high data 
rate of 20Gbps. It has been shown that the proposed circuit 
is suitable for modern multi-channel short-haul applications 
with small silicon area, very low power dissipation, and also 
high jitter tolerance. 
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